ITPEC IP October 2021 Question 10

Source exam: ITPEC IP October 2021Topic: Computer Component

ITPEC IP October 2021 — Question 10 of 100

Cache memory reduces the effective time the CPU waits for main-memory access. It stores copies of frequently or recently used instructions and data in much faster memory close to the processor. A cache hit lets the CPU avoid a slower RAM access.

Answer (c)

Why not others:
- an SSD is secondary storage

- virtual memory expands address space with slower secondary storage

- defragmentation reorganizes fragmented disk blocks and does not accelerate CPU-to-RAM access

Key rule: Cache exploits temporal and spatial locality to bridge the speed gap between CPU and main memory.

AI-generated — may contain errors

The original exam layout is preserved in the image so diagrams, formulas, tables, and code remain accurate.

This question comes from an official ITPEC past paper. ITPEC Practice is an independent study tool and is not affiliated with ITPEC. See the official IP past-paper collection or Report an issue.