ITPEC IP October 2020 Question 11

Source exam: ITPEC IP October 2020Topic: Computer Component

ITPEC IP October 2020 — Question 11 of 100

CPU cache reduces the effective access time of main memory by keeping recently or frequently used instructions and data in faster storage near the processor. A cache hit avoids the longer main-memory access; hardware automatically manages placement and replacement.

Answer (b)

Why not others:
- cache is much smaller than main memory

- a large main memory does not eliminate the speed gap that cache addresses

- users do not normally choose programs to reside directly in CPU cache

Key rule: Cache exploits temporal and spatial locality to bridge the speed difference between the CPU and main memory.

AI-generated — may contain errors

The original exam layout is preserved in the image so diagrams, formulas, tables, and code remain accurate.

This question comes from an official ITPEC past paper. ITPEC Practice is an independent study tool and is not affiliated with ITPEC. See the official IP past-paper collection or Report an issue.