ITPEC IP April 2022 Question 11

Source exam: ITPEC IP April 2022Topic: Computer Component

ITPEC IP April 2022 — Question 11 of 100

When two cache levels are used, the processor first checks the primary cache and then the secondary cache. The primary cache, commonly L1, is smaller and faster and is located closest to the processor core. If the requested data is not found there, the processor checks the larger but somewhat slower secondary cache, commonly L2, before accessing main memory. Therefore blanks A and B are primary cache and secondary cache respectively.

Answer (c)

Why not others:
- checking the secondary cache first would defeat the purpose of the faster primary level

- main memory is consulted only after the cache hierarchy misses

- virtual memory uses secondary storage to extend memory capacity and is not the first cache level

Key rule: A cache hierarchy is searched from the smallest and fastest level nearest the CPU toward larger, slower levels and finally main memory.

AI-generated — may contain errors

The original exam layout is preserved in the image so diagrams, formulas, tables, and code remain accurate.

This question comes from an official ITPEC past paper. ITPEC Practice is an independent study tool and is not affiliated with ITPEC. See the official IP past-paper collection or Report an issue.